File tree Expand file tree Collapse file tree 1 file changed +3
-3
lines changed
lldb/source/Plugins/Instruction/RISCV Expand file tree Collapse file tree 1 file changed +3
-3
lines changed Original file line number Diff line number Diff line change @@ -1807,7 +1807,7 @@ RISCVSingleStepBreakpointLocationsPredictor::GetBreakpointLocations(
1807
1807
Log *log = GetLog (LLDBLog::Unwind);
1808
1808
LLDB_LOGF (log,
1809
1809
" RISCVSingleStepBreakpointLocationsPredictor::%s: can't find "
1810
- " corresponding load reserve insturuction " ,
1810
+ " corresponding load reserve instruction " ,
1811
1811
__FUNCTION__);
1812
1812
return {*pc + (inst->is_rvc ? 2u : 4u )};
1813
1813
}
@@ -1839,7 +1839,7 @@ RISCVSingleStepBreakpointLocationsPredictor::HandleAtomicSequence(
1839
1839
EmulateInstructionRISCV *riscv_emulator =
1840
1840
static_cast <EmulateInstructionRISCV *>(m_emulator_up.get ());
1841
1841
1842
- // Handle instructions between LR and SC. According to unprivilleged
1842
+ // Handle instructions between LR and SC. According to unprivileged
1843
1843
// RISC-V ISA there can be at most 16 instructions in the sequence.
1844
1844
1845
1845
lldb::addr_t entry_pc = pc; // LR instruction address
@@ -1872,7 +1872,7 @@ RISCVSingleStepBreakpointLocationsPredictor::HandleAtomicSequence(
1872
1872
Log *log = GetLog (LLDBLog::Unwind);
1873
1873
LLDB_LOGF (log,
1874
1874
" RISCVSingleStepBreakpointLocationsPredictor::%s: can't find "
1875
- " corresponding store conditional insturuction " ,
1875
+ " corresponding store conditional instruction " ,
1876
1876
__FUNCTION__);
1877
1877
return {entry_pc + (lr_inst->is_rvc ? 2u : 4u )};
1878
1878
}
You can’t perform that action at this time.
0 commit comments