Skip to content

Commit d8c1544

Browse files
committed
use VGPR_16 for True16 pattern
1 parent 7cae4af commit d8c1544

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

llvm/lib/Target/AMDGPU/SIInstructions.td

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -3552,8 +3552,8 @@ def : GCNPat <
35523552

35533553
let True16Predicate = UseRealTrue16Insts in
35543554
def : GCNPat <
3555-
(vecTy (DivergentBinFrag<build_vector> (Ty undef), (Ty VGPR_32:$src1))),
3556-
(REG_SEQUENCE VGPR_32, (Ty (IMPLICIT_DEF)), lo16, (Ty VGPR_32:$src1), hi16)
3555+
(vecTy (DivergentBinFrag<build_vector> (Ty undef), (Ty VGPR_16:$src1))),
3556+
(REG_SEQUENCE VGPR_32, (Ty (IMPLICIT_DEF)), lo16, (Ty VGPR_16:$src1), hi16)
35573557
>;
35583558

35593559
} // End foreach Ty = ...

0 commit comments

Comments
 (0)