Skip to content

Commit 2347d61

Browse files
author
John Criswell
committed
Incorporating Chris's update.
llvm-svn: 18725
1 parent 3aa5569 commit 2347d61

File tree

1 file changed

+24
-57
lines changed

1 file changed

+24
-57
lines changed

llvm/docs/CommandGuide/llc.pod

Lines changed: 24 additions & 57 deletions
Original file line numberDiff line numberDiff line change
@@ -14,34 +14,9 @@ The B<llc> command compiles LLVM bytecode into assembly language for a
1414
specified architecture. The assembly language output can then be passed through
1515
a native assembler and linker to generate native code.
1616

17-
The choice of architecture for the output assembly code is determined as
18-
follows, by attempting to satisfy each of the following rules in turn (first
19-
one wins):
20-
21-
=over
22-
23-
=item *
24-
25-
If the user has specified an architecture with the -m option, use that
26-
architecture.
27-
28-
=item *
29-
30-
Examine the input LLVM bytecode file: if it is little endian and has a
31-
pointer size of 32 bits, select the Intel IA-32 architecture. If it is big
32-
endian and has a pointer size of 64 bits, select the SparcV9 architecture.
33-
34-
=item *
35-
36-
If B<llc> was compiled on an architecture for which it can generate code, select
37-
the architecture upon which B<llc> was compiled.
38-
39-
=item *
40-
41-
Exit with an error message telling the user to specify the output
42-
architecture explicitly.
43-
44-
=back
17+
The choice of architecture for the output assembly code is automatically
18+
determined from the input bytecode file, unless a B<-m> option is used to override
19+
the default.
4520

4621
=head1 OPTIONS
4722

@@ -90,41 +65,31 @@ Emit C code, not assembly
9065

9166
=back
9267

93-
=item B<-enable-correct-eh-support>
68+
=item B<--disable-fp-elim>
69+
70+
Disable frame pointer elimination optimization.
71+
72+
=item B<--enable-correct-eh-support>
9473

95-
Instruct the B<-lowerinvoke> pass to insert code for correct exception handling
74+
Instruct the B<lowerinvoke> pass to insert code for correct exception handling
9675
support. This is expensive and is by default omitted for efficiency.
9776

98-
=item B<-help>
77+
=item B<--help>
9978

10079
Print a summary of command line options.
10180

102-
=item B<-stats>
81+
=item B<--stats>
10382

10483
Print statistics recorded by code-generation passes.
10584

106-
=item B<-time-passes>
85+
=item B<--time-passes>
10786

10887
Record the amount of time needed for each pass and print a report to standard
10988
error.
11089

111-
=back
112-
113-
=head2 Intel IA-32-specific Options
114-
115-
=over
116-
117-
=item B<--disable-fp-elim>
118-
119-
Disable frame pointer elimination optimization.
120-
121-
=item B<--disable-pattern-isel>
122-
123-
Use the 'simple' X86 instruction selector (the default).
124-
12590
=item B<--print-machineinstrs>
12691

127-
Print generated machine code.
92+
Print generated machine code between compilation phases (useful for debugging).
12893

12994
=item B<--regalloc>=I<allocator>
13095

@@ -171,6 +136,17 @@ Local spiller
171136

172137
=back
173138

139+
=head2 Intel IA-32-specific Options
140+
141+
=over
142+
143+
=item B<--x86-asm-syntax=att|intel>
144+
145+
Specify whether to emit assembly code in AT&T syntax (the default) or intel
146+
syntax.
147+
148+
=back
149+
174150
=head2 SPARCV9-specific Options
175151

176152
=over
@@ -183,15 +159,6 @@ Disable peephole optimization pass.
183159

184160
Disable local scheduling pass.
185161

186-
=item B<--disable-strip>
187-
188-
The Sparc backend embeds the LLVM bytecode into the assembly output. This
189-
option requests that symbol names be retained; by default, they are stripped out.
190-
191-
=item B<--enable-maps>
192-
193-
Emit LLVM-to-machine code mapping information into the assembly output.
194-
195162
=back
196163

197164
=head1 EXIT STATUS

0 commit comments

Comments
 (0)