Skip to content

Commit 3d83d82

Browse files
committed
[mlir] Remove redudant default cases
These provide no value and trigger -Wcovered-switch-default.
1 parent d45b394 commit 3d83d82

File tree

1 file changed

+0
-4
lines changed

1 file changed

+0
-4
lines changed

mlir/tools/mlir-tblgen/SPIRVUtilsGen.cpp

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -323,7 +323,6 @@ static void emitAvailabilityQueryForIntEnum(const Record &enumDef,
323323
enumerant.getSymbol(), avail.getMergeInstanceType(),
324324
avail.getMergeInstance());
325325
}
326-
os << " default: break;\n";
327326
os << " }\n"
328327
<< " return llvm::None;\n"
329328
<< "}\n";
@@ -368,7 +367,6 @@ static void emitAvailabilityQueryForBitEnum(const Record &enumDef,
368367
enumerant.getSymbol(), avail.getMergeInstanceType(),
369368
avail.getMergeInstance());
370369
}
371-
os << " default: break;\n";
372370
os << " }\n"
373371
<< " return llvm::None;\n"
374372
<< "}\n";
@@ -934,8 +932,6 @@ static void emitDeserializationDispatch(const Operator &op, const Record *def,
934932
/// of the operation.
935933
static void finalizeDispatchDeserializationFn(StringRef opcode,
936934
raw_ostream &os) {
937-
os << " default:\n";
938-
os << " ;\n";
939935
os << " }\n";
940936
StringRef opcodeVar("opcodeString");
941937
os << formatv(" auto {0} = spirv::stringifyOpcode({1});\n", opcodeVar,

0 commit comments

Comments
 (0)